

[> home](#) | [> about](#) | [> feedback](#) | [> login](#)

US Patent & Trademark Office

Search Results

Search Results for: [detecting false timing paths]

Found 2 of 107,580 searched. → Rerun within the Portal

Search within Results

> Advanced Search | > Search Help/Tips

Sort by: [Title](#) [Publication](#) [Publication Date](#) [Score](#) Binder

Results 1 - 2 of 2 [short listing](#)

- 1** Detecting false timing paths: experiments on PowerPC microprocessors 82%
 Richard Raimi , Jacob Abraham
Proceedings of the 36th ACM/IEEE conference on Design automation conference June 1999
- 2** Advances in timing and simulation: False timing path identification using ATPG techniques and delay-based information 77%
 Jing Zeng , Magdy Abadir , Jacob Abraham
Proceedings of the 39th conference on Design automation June 2002
A well-known problem in timing verification of VLSI circuits using static timing analysis tools is the generation of false timing paths. This leads to a pessimistic estimation of the processor speed and wasted engineering effort spent optimizing unsensitizable paths. Earlier results have shown how ATPG techniques can be used to identify false paths efficiently [6],[9], as well as how to bridge the gap between the physical design on which the static timing analysis is based and the test view on w ...

Results 1 - 2 of 2 [short listing](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003